Job Description and Requirements Principal Design Verification Engineer. About the Opportunity: We are Synopsys... designs using Verilog, System Verilog and UVM. Write test cases, checkers, and coverage that implement the verification test......
Job Location: Ho Chi Minh City